21 if ((
mem_fd = open(
"/dev/mem", O_RDWR|O_SYNC) ) < 0) {
28 if (
pwmss1_regs == (
volatile uint16_t *)MAP_FAILED) {
36 if (
pwmss1_regs == (
volatile uint16_t *)MAP_FAILED) {
#define TBCTL_DEFAULT
Default counter value (see AM335x_TR)
void range_clock_setup(int sample_rate)
#define TBPRD
Period register offset.
#define RWC_AQ_B
Action qualifier B value for latch reset (see AM335x_TR)
#define ADC_AQ
Action qualifier value for ADC clock (see AM335x_TR)
int mem_fd
Physical memory file descriptor.
#define PRESCALE2
Counter prescale 2.
void rl_log(rl_log_type type, const char *format,...)
#define PWMSS1_BASE
PWMSS1 register base address.
#define TBCTL
Counter control register offset.
#define ADC_CLOCK_PERIOD
ADC master clock period in ns.
#define RWC_AQ_A
Action qualifier A value for latch reset (see AM335x_TR)
#define CMPB
Compare register B offset.
#define PWM_PERIOD_SCALE
Latch reset period scaling factor.
#define CMPA
Compare register A offset.
#define PWMSS0_BASE
PWMSS0 register base address.
#define AQCTLB
Action qualifier register B offset.
#define UP_DOWN_COUNT
Up-down counting.
#define PULSE_WIDTH
Latch reset pulse width (part of sampling period)
void adc_clock_setup(void)
#define PWM_SIZE
Size of PWM register memory.
volatile uint16_t * pwmss1_regs
Pointer to PWMSS1 (PWM-Sub-System) registers.
#define AQCTLA
Action qualifier register offset.
volatile uint16_t * pwmss0_regs
Pointer to PWMSS0 (PWM-Sub-System) registers.